# **Analog Multiplexer/ Demultiplexer**

# **High-Performance Silicon-Gate CMOS**

The MC74LVXT8053 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from  $V_{CC}$  to GND).

The LVXT8053 is similar in pinout to the high–speed HC4053A, and the metal–gate MC14053B. The Channel–Select inputs determine which one of the Analog Inputs/Outputs is to be connected by means of an analog switch to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel–Select and Enable inputs are compatible with TTL–type input thresholds. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic–level translator from 3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the higher–voltage power supply.

The MC74LVXT8053 input structure provides protection when voltages up to 7.0 V are applied, regardless of the supply voltage. This allows the MC74LVXT8053 to be used to interface 5.0 V circuits to 3.0 V circuits.

This device has been designed so that the ON resistance  $(R_{on})$  is more linear over input voltage than  $R_{on}$  of metal-gate CMOS analog switches.

#### **Features**

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range  $(V_{CC} GND) = 2.0 \text{ V}$  to 6.0 V
- Digital (Control) Power Supply Range  $(V_{CC} GND) = 2.0 \text{ V}$  to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- In Compliance With the Requirements of JEDEC Standard No. 7A
- These Devices are Pb-Free and are RoHS Compliant



#### ON Semiconductor®


http://onsemi.com






SOIC-16 D SUFFIX CASE 751B TSSOP-16 DT SUFFIX CASE 948F

#### **PIN ASSIGNMENT**



#### **MARKING DIAGRAMS**





TSSOP-16

LVXT8053 = Specific Device Code A = Assembly Location

WL, L = Wafer Lot Y = Year WW, W = Work Week G or = Pb-Free Package

(Note: Microdot may be in either location)


#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

**FUNCTION TABLE - MC74LVXT8053** 

Control Inputs						
Enable	C	Select B	t A	ON	l Chann	els
L	L	L	L	Z0	Y0	X0
L	L	L	Н	Z0	Y0	X1
L	L	Н	L	Z0	Y1	X0
L	L	Н	Н	Z0	Y1	X1
L	Н	L	L	Z1	Y0	X0
L	Н	L	Н	Z1	Y0	X1
L	Н	Н	L	Z1	Y1	X0
L	Н	Н	Н	Z1	Y1	X1
Н	Х	Х	Х		NONE	

X = Don't Care



NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch

Figure 1. LOGIC DIAGRAM

Triple Single-Pole, Double-Position Plus Common Off

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Positive DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>IS</sub>	Analog Input Voltage	$-0.5$ to $V_{CC}$ + 0.5	V
V <sub>in</sub>	Digital Input Voltage (Referenced to GND)	–0.5 to V <sub>CC</sub> + 0.5	V
I	DC Current, Into or Out of Any Pin	-20	mA
P <sub>D</sub>	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65°C to 125°C TSSOP Package: -6.1 mW/°C from 65°C to 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Positive DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V <sub>IS</sub>	Analog Input Voltage	0.0	V <sub>CC</sub>	V
V <sub>in</sub>	Digital Input Voltage (Referenced to GND)	GND	V <sub>CC</sub>	V
V <sub>IO</sub> *	Static or Dynamic Voltage Across Switch		1.2	V
T <sub>A</sub>	Operating Temperature Range, All Package Types	-55	+ 85	°C
t <sub>r</sub> , t <sub>f</sub>		3.3 V ± 0.3 V 0 5.0 V ± 0.5 V 0	100 20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond

#### **DC CHARACTERISTICS – Digital Section** (Voltages Referenced to GND)

			V <sub>CC</sub>	Guaranteed Limit			
Symbol	Parameter	Condition	v	-55 to 25°C	≤85°C	≤125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R <sub>on</sub> = Per Spec	3.0 4.5 5.5	1.2 2.0 2.0	1.2 2.0 2.0	1.2 2.0 2.0	V
V <sub>IL</sub>	Maximum Low–Level Input Voltage, Channel–Select or Enable Inputs	R <sub>on</sub> = Per Spec	3.0 4.5 5.5	0.53 0.8 0.8	0.53 0.8 0.8	0.53 0.8 0.8	V
I <sub>in</sub>	Maximum Input Leakage Current, Channel–Select or Enable Inputs	$V_{in} = V_{CC}$ or GND,	5.5	±0.1	±1.0	±1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and $V_{IS} = V_{CC}$ or GND; $V_{IO} = 0$ V	5.5	4	40	160	μΑ

#### DC ELECTRICAL CHARACTERISTICS (Analog Section)

			V <sub>CC</sub>	Guara	Guaranteed Limit		
Symbol	Parameter	Test Conditions	v	-55 to 25°C	≤85°C	≤125°C	Unit
R <sub>on</sub>	Maximum "ON" Resistance	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = V_{CC} \text{ to GND}$ $ I_S  \le 10.0 \text{ mA (Figures 1, 2)}$	3.0 4.5 5.5	40 30 25	45 32 28	50 37 30	Ω
		$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = V_{CC} \text{ or GND (Endpoints)}$ $ I_S  \le 10.0 \text{ mA (Figures 1, 2)}$	3.0 4.5 5.5	30 25 20	35 28 25	40 35 30	
$\Delta R_{on}$	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = 1/2 (V_{CC} - GND)$ $ I_{S}  \le 10.0 \text{ mA}$	3.0 4.5 5.5	15 8.0 8.0	20 12 12	25 15 15	Ω
I <sub>off</sub>	Maximum Off–Channel Leakage Current, Any One Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} \text{ or GND};$ Switch Off (Figure 3)	5.5	0.1	0.5	1.0	μΑ
	Maximum Off–Channel Leakage Current, Common Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} \text{ or GND};$ Switch Off (Figure 4)	5.5	0.1	1.0	2.0	
I <sub>on</sub>	Maximum On-Channel Leakage Current, Channel-to-Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ Switch-to-Switch = $V_{CC} \text{ or GND; (Figure 5)}$	5.5	0.1	1.0	2.0	μΑ

the Recommended Operating Ranges limits may affect device reliability.

\*For voltage drops across switch greater than 1.2 V (switch on), excessive V<sub>CC</sub> current may be drawn; i.e., the current out of the switch may contain both V<sub>CC</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

### AC CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 3 \text{ ns}$ )

			v <sub>cc</sub>	Guaranteed Limit		nit	
Symbol	Parameter			-55 to 25°C	≤85°C	≤125°C	Unit
t <sub>PLH</sub> ,	Maximum Propagation Delay, Channel-Selec	t to Analog Output	2.0	30	35	40	ns
t <sub>PHL</sub>	(Figure 9)		3.0	20	25	30	
			4.5	15	18	22	
			5.5	15	18	20	
$t_{PLH}$ ,	Maximum Propagation Delay, Analog Input to	Analog Output	2.0	4.0	6.0	8.0	ns
t <sub>PHL</sub>	(Figure 10)		3.0	3.0	5.0	6.0	
			4.5	1.0	2.0	2.0	
			5.5	1.0	2.0	2.0	
$t_{PLZ}$ ,	Maximum Propagation Delay, Enable to Analo	og Output	2.0	30	35	40	ns
t <sub>PHZ</sub>	(Figure 11)		3.0	20	25	30	
			4.5	15	18	22	
			5.5	15	18	20	
$t_{PZL}$ ,	Maximum Propagation Delay, Enable to Analo	og Output	2.0	20	25	30	ns
t <sub>PZH</sub>	(Figure 11)		3.0	12	14	15	
			4.5	8.0	10	12	
			5.5	8.0	10	12	
C <sub>in</sub>	Maximum Input Capacitance, Channel-Selec	t or Enable Inputs		10	10	10	pF
C <sub>I/O</sub>	Maximum Capacitance	Analog I/O		35	35	35	pF
	(All Switches Off)	Common O/I		50	50	50	
		Feedthrough		1.0	1.0	1.0	
		·					

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Figure 13)*	45	pF

<sup>\*</sup> Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

### **ADDITIONAL APPLICATION CHARACTERISTICS** (GND = 0 V)

			V <sub>CC</sub>	Limit*	
Symbol	Parameter	Condition	V	25°C	Unit
BW	Maximum On-Channel Bandwidth	f <sub>in</sub> = 1MHz Sine Wave; Adjust f <sub>in</sub> Voltage to Obtain 0dBm			MHz
	or Minimum Frequency Response	at V <sub>OS</sub> ; Increase f <sub>in</sub> Frequency Until dB Meter Reads	3.0	120	
	(Figure 6)	-3 dB; R <sub>1</sub> = 50 Ω, C <sub>1</sub> = 10 pF	4.5	120	
		κ[ = 30 s2, Θ[ = 10 μι	5.5	120	
_	Off-Channel Feedthrough	f <sub>in</sub> = Sine Wave; Adjust f <sub>in</sub> Voltage to Obtain 0 dBm at	3.0	-50	dB
	Isolation (Figure 7)	V <sub>IS</sub>	4.5	-50	
		$f_{in}$ = 10kHz, $R_L$ = 600 $\Omega$ , $C_L$ = 50 pF	5.5	-50	
			3.0	-37	
			4.5	-37	
		$f_{in} = 1.0MHz, R_L = 50\Omega, C_L = 10pF$	5.5	-37	
_	Feedthrough Noise.	$V_{in} \le 1$ MHz Square Wave ( $t_r = t_f = 3$ ns); Adjust R <sub>L</sub> at	3.0	25	$mV_{PP}$
	Channel–Select Input to Common	Setup so that $I_S = 0A$ ;	4.5	105	
	I/O (Figure 8)	Enable = GND $R_L = 600 \Omega$ , $C_L = 50 pF$	5.5	135	
			3.0	35	
			4.5	145	
		$R_L = 10 \text{ k}\Omega, C_L = 10 \text{pF}$	5.5	190	
_	Crosstalk Between Any Two	f <sub>in</sub> = Sine Wave; Adjust f <sub>in</sub> Voltage to Obtain 0dBm at V <sub>IS</sub>	3.0	-50	dB
	Switches (Figure 12)	$f_{in} = 10 \text{ kHz}, R_L = 600\Omega, C_L = 50pF$	4.5	-50	
			5.5	-50	
			3.0	-60	
			4.5	-60	
		$f_{in} = 1.0MHz, R_L = 50\Omega, C_L = 10pF$	5.5	-60	
THD	Total Harmonic Distortion	$f_{in}$ = 1kHz, $R_L$ = 10 k $\Omega$ , $C_L$ = 50pF			%
	(Figure 14)	THD = THD <sub>measured</sub> – THD <sub>source</sub>			
		$V_{IS} = 2.0V_{PP}$ sine wave	3.0	0.10	
		$V_{IS} = 4.0V_{PP}$ sine wave	4.5	0.08	
		$V_{IS} = 5.0V_{PP}$ sine wave	5.5	0.05	

<sup>\*</sup>Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance,  $V_{CC} = 3.0 \text{ V}$ 




Figure 1b. Typical On Resistance,  $V_{CC} = 4.5 \text{ V}$ 

Figure 1c. Typical On Resistance,  $V_{CC} = 5.5 \text{ V}$ 




Figure 1. On Resistance Test Set-Up




Figure 2. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 4. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




Figure 5. Maximum On Channel Bandwidth, Test Set-Up





Figure 6. Off Channel Feedthrough Isolation, Test Set-Up



morado an propo ana jig sapasianos

Figure 7. Feedthrough Noise, Channel Select to Common Out, Test Set-Up





Figure 9a. Propagation Delays, Channel Select to Analog Out



\*Includes all probe and jig capacitance

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out




Figure 10a. Propagation Delays, Analog In to Analog Out





Figure 11a. Propagation Delays, Enable to Analog Out



\*Includes all probe and jig capacitance

Figure 10b. Propagation Delay, Test Set-Up Analog In to Analog Out





Figure 11b. Propagation Delay, Test Set-Up
Enable to Analog Out



includes all probe and jig capacitance

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up




Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 13. Power Dissipation Capacitance, Test Set-Up




Figure 14b. Plot, Harmonic Distortion

#### **APPLICATIONS INFORMATION**

The Channel Select and Enable control pins should be at  $V_{CC}$  or GND logic levels.  $V_{CC}$  being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5V = logic \ high$$
  
 $GND = 0V = logic \ low$ 


The maximum analog voltage swing is determined by the supply voltages  $V_{CC}$ . The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below GND. In this example, the difference between  $V_{CC}$  and GND is five volts. Therefore, using the configuration of Figure 15, a maximum analog signal of five volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not

connected). However, tying unused analog inputs and outputs to  $V_{CC}$  or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{CC} - GND = 2$$
 to 6 volts

When voltage transients above  $V_{CC}$  and/or below GND are anticipated on the analog channels, external Germanium or Schottky diodes ( $D_x$ ) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.






Figure 15. Application Example

Figure 16. External Germanium or Schottky Clipping Diodes




Figure 17. Interfacing Low Voltage CMOS Inputs




Figure 18. Function Diagram, LVXT8053


#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74LVXT8053DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74LVXT8053DTR2G	TSSOP-16 (Pb-Free)	2500 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **PACKAGE DIMENSIONS**

#### TSSOP-16 CASE 948F **ISSUE B**




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS.

  - FLASH. PROTRUSIONS OR GATE BURRS.
    MOLD FLASH OR GATE BURRS SHALL NOT
    EXCEED 0.15 (0.006) PER SIDE.
    4. DIMENSION B DOES NOT INCLUDE
    INTERLEAD FLASH OR PROTRUSION.
    INTERLEAD FLASH OR PROTRUSION SHALL
    NOT EXCEED 0.25 (0.010) PER SIDE.
    5. DIMENSION K DOES NOT INCLUDE
    DAMBAR PROTRUSION. ALLOWABLE
    DAMBAR PROTRUSION SHALL BE 0.08
    (0.003) TOTAL IN EXCESS OF THE K
    DIMENSION AT MAXIMUM MATERIAL
    CONDITION. CONDITION.
    6. TERMINAL NUMBERS ARE SHOWN FOR

  - 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026	BSC	
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	BSC	0.252 BSC		
М	0 °	8°	0 °	8°	

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **PACKAGE DIMENSIONS**




#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
   DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
  SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D
  DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

#### SOLDERING FOOTPRINT\*



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative